img

Current Issues






Volume: 3 | Issue: 5 | Year: 2021

Design and Simulation of VLSI architecture of a 32 Bit PASTA for DSP processors

Author : Dr.K.V.Ganes

Abstract: This describes a parallel adder. It is related to a repetitive formulation for doing multi-bit binary summation. This operation is easier for the bits which do not require carry generation.

Print