Design and Simulation of a 32 bit PASTA Architecture for high speed VLSI Circuits
Author : Dr.K.V.Ganes,

Abstract: This describes a parallel adder. It is related to a repetitive formulation for doing multi-bit binary summation. This operation is easier for the bits which do not require carry generation.

Impact Factor